



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

| APPLICATION NO.  | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO.     | CONFIRMATION NO. |
|--|-------------|----------------------|-------------------------|------------------|
| 10/713,405   | 11/14/2003  | Bryan M. Cantrill    | 03226.350001; SUN040252 | 7015             |
| 33615 7590 02/09/2007<br>OSHA LIANG L.L.P./SUN<br>1221 MCKINNEY, SUITE 2800<br>HOUSTON, TX 77010 |             |                      | EXAMINER<br>VO, TED T   |                  |
|  |             |                      | ART UNIT<br>2191        | PAPER NUMBER     |
| SHORTENED STATUTORY PERIOD OF RESPONSE   |             |                      | MAIL DATE               | DELIVERY MODE    |
| 3 MONTHS   |             |                      | 02/09/2007              | PAPER            |

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

**Office Action Summary**

Application No.

10/713,405

Applicant(s)

CANTRILL, BRYAN M.

Examiner

Ted T. Vo

Art Unit

2191

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 14 November 2003.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-38 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-38 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 14 November 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO/SB/08)  
Paper No(s)/Mail Date 2/25/04
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_

**DETAILED ACTION**

1. This action is in response to the communication filed on 11/14/2003.

Claims 1-38 are pending in the application.

***Claim Rejections - 35 USC § 102***

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 1-38 are rejected under 35 U.S.C. 102(b) as being anticipated by Tamches, "Fine-Grained Dynamic Instrumentation of Commodity Operating System Kernels", University of Wisconsin, Pages: 1-141, 2001.

Given the broadest reasonable interpretation of followed claims in light of the specification.

As per Claim 1: Tamches discloses,

***A method of defining a trace point, comprising:***

***defining a trace point representation in a program source code*** (See p. 49, for example, Figure 4,1, instrumentation point, where a *program source code* is instrumentation code discussed in p. 15, first full paragraph);

***compiling the program source code to generate an instrumented program*** (See p. 15, first full paragraph, instrumentation code is compiled), ***comprising the trace point corresponding to the trace point representation; and***

Art Unit: 2191

**associating the trace point with a placeholder function** (splicing: See Chapter 4, where splicing is used to joint patch code at a defined instrumentation point) **configured to produce a minimal disabled probe effect**. (See p. 49, place code patch at a branch will *produce a minimal disabled probe effect*).

As per Claim 2: Tamches discloses, **The method of claim 1, further comprising:**

**storing an address location** (returning jump, p. 51:1-9) **of the trace point and a probe handler** (Figure 3.1) **associated with the address location in a trace point table** (a set of instrumentation points, allocated), **wherein the address location and the probe handler are identified by a trace point identifier** (see p. 66, within sec 4.6.1)

See Chapter 4, also see discussing trap handler in p. 15, including Kitrace, and IBM Dprobes.

As per Claim 3: Tamches discloses, **The method of claim 2, further comprising:**

**obtaining the address location of the trace point; and**

**identifying the probe handler associated with the address location.** (p. 55, see sec 4.3, Splicing:

Jumping to the Code Patch)

As per Claim 4: Tamches discloses, **The method of claim 1, wherein the trace point representation comprises a tracing function defined by a code** (function defined by code patch).

As per Claim 5: Tamches discloses, **The method of claim 1, wherein the placeholder function comprises at least one instruction designed to use minimal system resources** (p. 51, see sec. 4.1, dealt with available scratch registers).

As per Claim 6: Tamches discloses, **The method of claim 5, wherein at least one instruction comprises a no-operation instruction** (refer to nop instruction seen in the reference; e.g., in p. 53).

As per Claim 7: Tamches discloses, **The method of claim 5, wherein the at least one instruction comprises a first instruction comprising a trap instruction** (discussing save a trap, sec. 4.1, p. 50) **and a second instruction comprising a no-operation instruction** (discussing a nop instruction, p. 53).

As per Claim 8: Tamches discloses, **The method of claim 2, further comprising:**

**obtaining a tracing function name from trace object code using a tracing framework** (Figure 3.1, trace function such as code patch defined by a client);

Art Unit: 2191

**determining an address location of the trace point in the instrumented program by accessing the trace function name in the trace point table** (the instrumentation points, allocated by using splicing); **and replacing a placeholder function located at the address location of trace point with a function call into the tracing framework** (splicing).

As per Claim 9: Tamches discloses, **A method for enabling a trace point, comprising:**  
**obtaining a tracing function name from trace object code using a tracing framework** (See Figure 3.1. p. 27; i.e. an instrumentation point that causes jumping to a code patch (discussed in p. 67)),  
**wherein the tracing function name comprises a probe handler** (e.g. p. 66, last three lines of the page);

**determining an address location of the trace point in an instrumented program by accessing the probe handler in a trace point table** (p. 66, for example, a hash table that maps instrumentation point address/code patch); **and**  
**replacing a placeholder function** (Splicing, such as Figure 4.1, p. 49, that causes jumping to code patch) **located at the address location of the trace point with a function call into the tracing framework** (For example, see in Figure 4.1, address location is address where instrumentation point is assigned).

As per Claim 10: Tamches discloses, **The method of claim 9, further comprising:**  
**disabling the trace point by replacing the function call with the placeholder function** (i.e. a point after instrumentation point will not be executed until a return from the code patch).

As per Claim 11: Tamches discloses, **The method of claim 9, further comprising:**  
**storing the probe handler and the address location in a trace point table, wherein the trace function name and address location are identified by a trace point identifier** (splicing mechanism used for replacing instrumentation at entry points in an instrumented program).

As per Claim 12: Tamches discloses, **The method of claim 9, further comprising:**  
**accessing a probe provider using the tracing framework; and directing the probe provider to enable a probe associated with the trace point** (The mechanism of Figure 3.1. Note: Tamches discussed IBM Dprobes that does the functionality of the claim).

Art Unit: 2191

As per Claim 13: Tamches discloses, ***The method of claim 9, further comprising:***

***generating the trace point table during compilation of a program source code*** (See in p. 26, the introduction to KernInst, using compiler's debugging).

As per Claim 14: Tamches discloses, ***The method of claim 9, wherein the function call comprises calling to a jump instruction to the tracing framework*** (Jump/branch are used in the KernInst and in instrumented programs).

As per Claim 15: Tamches discloses, ***The method of claim 9, wherein the function call comprises:***

***generating a trap transferring control to a trap handler associated with the trap;***

***calling the tracing framework from the trap handler*** (See p. 13, discussion of Dynamic Instrumentation in User Programs, particularly on code splicing overwriting an instruction with trap); ***and emulating a patched-over instruction*** (See Figure 4.1).

As per Claim 16: Tamches discloses, ***The method of claim 15, wherein the emulating comprises incrementing a saved instruction pointer by one prior to issuing a return instruction from the trap*** (It is a mechanism of programming where "return" remembers where is the next pointer after control has been transferred, See Figure 4.1).

As per Claim 17: Tamches discloses, ***The method of claim 9, wherein the placeholder function comprises at least one instruction designed to use minimal system resources*** (Referred to the number of available scratch registers (already mentioned)).

As per Claim 18: Tamches discloses, ***The method of claim 17, wherein the at least one instruction comprises a no- operation instruction*** (refer to nop instruction in the reference).

As per Claim 19: Tamches discloses, ***The method of claim 17, wherein the at least one instruction comprising a first instruction comprises a trap instruction and a second instruction comprising a no-operation instruction*** (refer to nop instruction in the reference).

As per Claim 20: Tamches discloses, ***A computer system on a network for defining a trace point comprising: a processor; a memory; a storage device;***  
(computer per se)

***and software instructions stored in the memory for enabling the computer system to:***

Art Unit: 2191

*define a trace point representation in a program source code;*

*compile the program source code to generate an instrumented program comprising the trace point corresponding to the trace point representation; and*

*wherein the trace point is associated with a placeholder function configured to produce a minimal disabled probe effect.*

See rationale discussed in the rejection of claim 1 above.

As per Claims 21-27: Tamches discloses claims 21-27. See the rationale discussed in the rejection of Claims 2, 8, 3-7 above, respectively.

As per Claim 28: Tamches discloses, *A computer system on a network for enabling a trace point comprising: a processor; a memory; a storage device;*

*(computer per se)*

*and software instructions stored in the memory for enabling the computer system to:*

*obtain a tracing function name from trace object code using a tracing framework, wherein the tracing function name comprises a probe handler;*

*determine an address location of the trace point in an instrumented program by accessing the probe handler in a trace point table; and*

*replace a placeholder function located at the address location of the trace point with a function call into the tracing framework.*

(See rationale discussed in the rejection of claim 9 above)

As per Claims 29-38: Tamches discloses claims 29-38. See the rationale discussed in the rejection of Claims 10-19 above, respectively.

### **Conclusion**

4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ted T. Vo whose telephone number is (571) 272-3706. The examiner can normally be reached on 8:00AM to 4:30PM.


Art Unit: 2191

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wei Y. Zhen can be reached on (571) 272-3708.

The facsimile number for the organization where this application or proceeding is assigned is the Central Facsimile number **571-273-8300**.

Any inquiry of a general nature or relating to the status of this application should be directed to the TC 2100 Group receptionist: 571-272-2100. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

TTV  
February 02, 2007



**TED VO**  
**PRIMARY EXAMINER**  
**TECHNOLOGY CENTER 2100**